Real Time Fault Injection Using Logic Emulators
نویسندگان
چکیده
A hardware based approach to Fault Emulation independent of the logic emulation system in use has been developed and is presented in this paper. Fault injection into a targetted circuit is made possible with the introduction of additional logic. The stuck-at-fault model is simulated with the method described here, which may also be used for multiple faults and bridging faults [1]. This discussion will focus only on SSF. Using a commercial emulator, speeds for combinational circuits of several MHz were reached allowing for system testing at real time speed. requiring a specific logic emulator or additional hardware. This paper is organized as follows: In Section 2 an overview of Fault Emulation with Fault Injectors is presented. Section 3 defines the function of the Fault Injectors for stuck-at-faults. Section 4 explains the control of Fault Injectors and the Fault Activator. In Section 5 the Fault Emulation Hardware is described. Section 6 details the experimental results and discusses Fault Emulation runtime. Section 7 concludes this paper.
منابع مشابه
Wrapping Real-Time Systems from Temporal Logic Specifications
This paper defines a methodology for developing wrappers for real-time systems starting from temporal logic specifications. Error confinement wrappers are automatically generated from the specifications of the target real-time system. The resulting wrappers are the executable version of the specifications, and account for both timing and functional constraints. They are executed on-line by a ru...
متن کاملA Hybrid Logic Simulator Using LUT Cascade Emulators
This paper presents a hybrid logic simulator using both an event-driven and a cycle-based methods. For special primitives such as memories and tri-state buffers, it uses an event-driven method. For other parts, it uses a cyclebased method using LUT cascade emulators. To simulate a large scale circuit, it partitions the circuit into smaller ones, and realizes each part by an LUT cascade emulator...
متن کاملVHDL Testability Analysis Based on Fault Clustering and Implicit Fault Injection
Testability analysis of VHDL sequential models is the main topic of this paper. We investigate the possibility to obtain information about the testability of a sequential VHDL description before its actual synthesis. The analysis is based on an implicit fault model that injects faults into a BDD based description extracted from the VHDL representation. Such an injection is related to the origin...
متن کاملFault emulation: reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
Reza Sedaghat Maman Fault Emulation: Reconfigurable Hardware-Based Fault Simulation Using Logic Emulation Systems with Optimized Mapping Various approaches to test vector evaluation exist for ascertaining the effectiveness of a test vector set for a specific fault model by computing the ratio between the number of faults detected by this set and the number of modeled faults. The traditional app...
متن کاملSequential circuit fault simulation using logic emulation
A fast fault simulation approach based on ordinary logic emulation is proposed. The circuit configured into our system that emulates the faulty circuit’s behavior is synthesized from the good circuit and the given fault list in a novel way. Fault injection is made easy by shifting the content of a fault injection scan chain or by selecting the output of a parallel fault injection selector, with...
متن کامل